Easy To Use Patents Search & Patent Lawyer Directory
At Patents you can conduct a Patent Search, File a Patent Application, find a Patent Attorney, or search available technology through our Patent Exchange. Patents are available using simple keyword or date criteria. If you are looking to hire a patent attorney, you've come to the right place. Protect your idea and hire a patent lawyer.
Searching: cpu processor
Search by keyword, patent number, inventor, assignee, city or state:
| Patent # | Description |
|---|---|
| US-1,021,0114 |
Interrupt-driven I/O arbiter for a microcomputer system An I/O (input/output) bus arbiter to be used in conjunction with a compatible CPU (processor) to effect burst mode data transfers in all I/O accesses that... |
| US-1,021,0088 |
Computing system with a cache invalidation unit, a cache invalidation unit
and a method of operating a cache... The present application relates to a cache invalidation unit for a computing system having a processor unit, CPU, with a cache memory, a main memory and at... |
| US-1,019,8251 |
Processor emulation using multiple translations Examples described herein emulate a processing architecture using multiple translations of the same source binary. A first translation binary includes compiler... |
| US-1,018,6007 |
Adaptive scheduling for task assignment among heterogeneous processor
cores An example system for adaptive scheduling of task assignment among heterogeneous processor cores may include any number of CPUs, a graphics processing unit... |
| US-1,017,5981 |
Method to control the number of active vector lanes for power efficiency The vector data path is divided into smaller vector lanes. The number of active vector lanes is controllable on the fly by the programmer to match the... |
| US-1,016,8992 |
Interruptible trigonometric operations Processor architectures and associated methods provide interruptible, instruction-based trigonometric function computation based on CORDIC iterations, receiving... |
| US-1,016,2665 |
Hypervisor assisted control of CPU access to externally managed physical
memory A memory management module receives a request to access a page in a memory, sends the request to a memory controller controlling the memory if the page is... |
| US-1,016,2658 |
Virtual processor allocation techniques One or more virtual processors can be added or removed from a virtual machine based on CPU pressure measured within the virtual machine. In addition to the... |
| US-1,015,8549 |
Real-time monitoring of computer system processor and transaction
performance during an ongoing performance test Methods and apparatuses are described for real-time monitoring of computer system processor and transaction performance during an ongoing performance test. A... |
| US-1,015,2354 |
Optimized thread scheduling on processor hardware with
performance-relevant shared hardware components To schedule a software thread for execution on a CPU in a multiprocessor system, a scheduler uses both software and hardware utilization information. For a... |
| US-1,015,2240 |
Resource allocation based on transaction processor classification A data transaction processing system including multiple transaction processors also includes a resource allocation system that characterizes the transaction... |
| US-1,014,0207 |
Microcomputer having processor capable of changing endian based on endian
information in memory There is a need to provide a microcomputer capable of eliminating an external terminal for endian selection. Flash memory includes a user boot area for storing... |
| US-1,014,0161 |
Workload aware dynamic CPU processor core allocation A method of workload aware dynamic CPU processor core allocation includes the steps of predicting estimated individual workloads for each emulation in a set of... |
| US-1,014,0151 |
Leveraging directed acyclic graph (DAG) information to group tasks for
execution Embodiments for leveraging directed acyclic graph (DAG) information to group tasks for execution, by at least one processor device. For a set of tasks, an input... |
| US-1,013,5928 |
Network interface device having general-purpose computing capability Techniques for a network interface controller (NIC) capable of performing general-purpose computing tasks without intervention from a central processing unit... |
| US-1,012,7039 |
Extension of CPU context-state management for micro-architecture state A processor saves micro-architectural contexts to increase the efficiency of code execution and power management. A save instruction is executed to store a... |
| US-1,012,0773 |
Estimating processor usage Methods and systems are disclosed for determining a CPU usage adjustment factor and for automatically applying the CPU usage adjustment factor to provide a CPU... |
| US-1,011,4679 |
Logical CPU division usage heat map representation A logical central processing unit (CPU) division management view is displayed for a device having multiple logical CPU divisions. The management view is... |
| US-1,010,3956 |
Virtual machine processor and memory resource coordinator A network monitor is used to determine resource (e.g., CPU, memory, storage, or network) utilization of one or more virtual machines on one or more... |
| US-1,010,1977 |
Method and system of a command buffer between a CPU and GPU A method and system for a command processor for efficient processing of a program multi-processor core system with a CPU and GPU. The multi-core system includes... |
| US-1,009,1226 |
Method and apparatus for service traffic security using DIMM channel
distribution in multicore processing system The present invention relates to a multicore communication processing service. More specifically, aspects of the present invention provide a technology for... |
| US-1,008,9150 |
Apparatus, device and method for allocating CPU resources A method of central processor unit (CPU) resource allocation for a multi-processor device includes the step of obtaining the amounts of demanded CPU resources... |
| US-1,008,3145 |
Motherboard module having switchable PCI-E lane A motherboard module having switchable PCI-E lanes includes a CPU, a first PCI-E slot, a second PCI-E slot, a first switch, and a second switch. 1st to a-th... |
| US-1,008,3068 |
Fast transfer of workload between multiple processors Techniques and systems for prescheduling an alternative CPU as soon as a need for a task is detected by a primary CPU are disclosed. A process includes... |
| US-1,008,2858 |
Peripheral device assistance in reducing CPU power consumption A method for processing data includes receiving in a peripheral device, which is connected by a bus to a host processor having multiple host resources,... |
| US-1,007,8615 |
Ethernet controller with integrated multi-media payload de-framer and
mapper A method of operation in a system is disclosed. The system includes a system processor, main memory coupled to the system processor, and a serial input/output... |
| US-1,006,8518 |
Method, apparatus and system for dithering an image A method of dithering pixels of a graphical representation is described, the method comprising the steps of receiving the graphical representation which... |
| US-1,006,1623 |
Execution of an instruction for performing a configuration virtual
topology change In a logically partitioned host computer system comprising host processors (host CPUs) partitioned into a plurality of guest processors (guest CPUs) of a guest... |
| US-1,005,5261 |
Execution of an instruction for performing a configuration virtual
topology change In a logically partitioned host computer system comprising host processors (host CPUs) partitioned into a plurality of guest processors (guest CPUs) of a guest... |
| US-1,004,2812 |
Method and system of synchronizing processors to the same computational
point A system for synchronizing central processing units (CPU) includes a schedule module that communicates a synchronization point, a first CPU that writes a first... |
| US-1,003,1880 |
Network device and information transmission method The application provides a network device, which includes: a main control board and a service board, where the main control board includes a processor and a... |
| US-1,003,1676 |
Memory controller, and memory module and processor including the same In a memory controller, a request handler processes a write request which is issued from a CPU and requests data write to a memory device using a phase change... |
| US-1,002,7760 |
Methods, systems, and computer readable media for short and long term
policy and charging rules function (PCRF)... A method for assigning new Diameter sessions to policy and charging rules functions (PCRFs) may be performed at a Diameter routing agent including at least one... |
| US-1,002,6145 |
Resource sharing on shader processor of GPU Techniques for allowing for concurrent execution of multiple different tasks and preempted prioritized execution of tasks on a shader processor. In an example... |
| US-1,002,5741 |
System-on-chip, mobile terminal, and method for operating the
system-on-chip A system-on-chip (SoC) to perform a deadlock control on a processor of the SoC, the SoC including the processor including a plurality of central processing unit... |
| US-1,001,9579 |
Embedded controller for safety booting and method thereof A safety booting method for an embedded controller is applied in a laptop. The embedded controller is installed in the laptop, and the laptop includes a central... |
| US-1,001,3360 |
Managing reuse information with multiple translation stages Address translation and caching is managed using a processor that includes at least one CPU configured to run a hypervisor at a first access level and at least... |
| US-1,001,3298 |
Enhanced dump data collection from hardware fail modes An approach is provided for collecting data for diagnosing a failure of a computer hardware device. After an indication of the failure of the computer hardware... |
| US-1,000,9490 |
Image forming system, image forming apparatus, and program An image forming system includes an image forming apparatus and a communication terminal. The image forming apparatus communicates with the communication... |
| US-1,000,7623 |
Data processor and control system Provided are a data processor, and a control system, in which an interrupt controller and an event link controller are adopted. The event link controller... |
| US-1,000,7495 |
Code generation method for scheduling processors using hook function and
exception handling function A code generating method, a compiler, a scheduling method, an apparatus and a scheduling system where the generated code is an executable code and applied to a... |
| US-1,000,7464 |
Method and apparatus for integration of non-volatile memory Described herein is a method and system for directly accessing and transferring data between a first memory architecture and a second memory architecture... |
| US-9,996,059 |
Variable precision thermal sensor A high accuracy on-chip thermal sensor includes an integrated circuit and sensing elements. The thermal sensor finds application in various mobile and battery... |
| US-9,991,221 |
Semiconductor integrated circuit device A semiconductor integrated circuit chip, in which multi-core processors are integrated, is usually mounted over an organic wiring board by FC bonding to form a... |
| US-9,990,758 |
Bounding volume hierarchy generation using a heterogeneous architecture A system rapidly builds bounding volume hierarchies for ray tracing using both the CPU cores and an integrated graphics processor. The hierarchy is built... |
| US-9,965,416 |
DMA controller with arithmetic unit A digital signal processor (DSP) includes a CPU, and a DMA controller. The DMA controller transfers data from a source to a destination as a function of an... |
| US-9,952,655 |
Graphics hardware mode controls In one embodiment, a system controls a duty cycle of a processor (e.g. a graphics processing unit (GPU)) to manage power. The GPU may include a snoop indicator... |
| US-9,952,650 |
Hardware apparatus and method for multiple processors dynamic asymmetric
and symmetric mode switching A processing system with multiple processors is switchable between two modes of operation dynamically: symmetrical multi-processing (SMP) and asymmetrical... |
| US-9,942,179 |
Schedule based execution with extensible continuation based actions Generally in a computing environment, executing work based on time (i.e. according to a predetermined schedule) is a common need. However, in cloud based... |
| US-9,941,007 |
Solid state drive architectures A solid state drive includes DRAM logical flash and flash memory, in which system processor reads and writes only to the DRAM logical flash which minimizes... |
File A Patent Application
- Protect your idea -- Don't let someone else file first. Learn more.
- 3 Easy Steps -- Complete Form, application Review, and File. See our process.
- Attorney Review -- Have your application reviewed by a Patent Attorney. See what's included.